ABSTRACT
INTRODUCTION
Phase Locked Loops (PLL) is an essential for the synchronization purposes in space communication. PLLs are also widely employed in radio, telecommunications, computers and others electronic applications. PLL is composed of phase detector (PD), low pass filter (LPF), voltage controlled oscillator (VCO) and frequency divider. Voltage Controlled Oscillator (VCO) is vital part of PLL; its performance has strong impact on the PLL
Fig-1: Block diagram of PLL
The VCO frequency is tuned such that it will shift to the reference frequency until the error signal comes down to zero. VCO generates frequency and changes the oscillating frequency varying control voltage. Hence the low power consumption VCO improves the performance of the PLL. An oscillator that changes its frequency according to a control voltage feed to its control input is Voltage Controlled Oscillator. CMOS VCO can be designed using two types of structures, LC oscillators and Ring oscillators. LC oscillator is design by using inductor and capacitor. LC based VCO has narrow tuning range, greater power dissipation and large die area. In addition, it is very difficult to integrate inductor in digital CMOS technology. Ring oscillator is composed of delay stages along with the feedback from output to input stage. Ring oscillator provides wide tuning range, relatively constant voltage swing and low voltage operation. Ring VCO requires less chip area and can be built in any standard CMOS processes. VCRO can be implemented by single-ended or differential architecture of delay cell. Single ended ring topology comprises of inverters and each inverter is made up of an NMOS and PMOS transistors. On the other hand, differential topology is made up of a load (active or passive) with a NMOS differential pair. Currently, differential circuit topology is getting popularity among designers as it has common mode rejection of supply and substrate noise. In this paper, the low power consumption single delay cell for Ring VCO is implemented in 65nm CMOS technology. In this paper, a CMOS four-stage differential ring oscillator is analyzed using 65 nm technology proposed by Joo-Myoung Kim [1] . It is redesigned by varying the design parameters to achieve high tuning range and low power consumption. Comparison with other oscillators is made to illustrate the advantages of this design. The paper is organized as follows: Section 2 discusses the details of oscillator design, section 3describes delay cell architecture simulation results and a conclusion is drawn in Section IV. Where N is the number of stages and t delay is the delay time for each stage. For every signal cycle, there is a downward as well as an upward transition. Since the high-to-low (tpHL) and low-to-high (tpLH) propagation delays associated with these transitions are not usually equal, the average propagation delay is given by
II. CIRCUIT DESIGN
In VCO Phase noise is the frequency domain representation of rapid, short-term, random fluctuations in the phase of a waveform, caused by time domain instabilities. An oscillator can be considered as a filtered noise generator and therefore noise will surround the carrier. The phase noise describes the fluctuation of the oscillation frequency. In the proposed VCRO by proper sizing the transistor lower down the phase noise. Due to which it is better than compared VCO model.
III. DELAY CELL ARCHITECTURE
In this research, novel delay cell architecture for the VCRO has been proposed as shown in Fig. 4 . The delay cell consists of the NMOS input transistors NMOS_1 and NMOS_2, the cross-coupled PMOS transistors PMOS_4 and PMOS_3, the PMOS input transistors PMOS_1 and PMOS_5 and the PMOS control transistors PMOS_2 and PMOS_6 are adopted to change oscillation frequency by varying the control voltage Vcont. VIN1+ andVIN1−represent the differential voltage that is applied to the NMOS input transistors NMOS_1and NMOS_2, and VOUT− and VOUT+ constitute the differential output voltage of the delay cell. Due to the oscillation condition of the four-stage structure, the phase difference between the input (VIN1+,VIN1−) and output (VOUT−,VOUT+) is VIN2− and VIN2+ are applied to the PMOS input transistors and PMOS_5 respectively. As VIN2− and VIN2+are taken from a delay cell that is two stages away from the corresponding delay cell,VIN2−andVIN2+come 45• earlier in phase thanVIN1+ andVIN1− [7] . The proposed VCO adopts the negative skewed delay scheme reported in [6] for fast transition as a method to improve the phase noise Table I shows the performance comparison of different VCO architecture with different design parameters and the different technology. As shown in table I [4] , [5] and [6] where designed on 180nm CMOS technology. The power dissipation obtained is more compared to proposed work. Joo-Myoung Kim [1] worked on 65nm CMOS technology reports good performance of phase noise -110dBc/Hz at low voltage 1V but at low frequency tuning range. The proposed ring VCO operates at frequency range 1.06-1.17GHz which high as compare to design shown in [1] which is having frequency tuning range 0.645-1.10GHz. The power dissipation obtained in [1] is 10mW, 13mW in [4] while in proposed work power obtained is 8.63mW which is less compare to previous work. The design [4] is working with high frequency but power dissipation is more. We achieve the low phase noise with respect to the previous designs; this is most important benefit of work. 
IV. ANALYSIS OF RESULT

